CLAIMS

				_	_	
What	19	c.l	aim	ed	19	٠.

1	1.	A translator for insertion between a master and one or more slave devices on a one-
2		wire bus comprising:
3		a primary one-wire bus, said primary one-wire bus in digital electrical
4		communication with the master;
5 2		a secondary one-wire bus, said secondary one-wire bus in digital electronic
		a data direction switch for directing the flow of data between said primary one-wire bus and said secondary one-wire bus.
	2.	The translator of claim 1 wherein said secondary one-wire bus is a first secondary one-wire bus and the translator further comprises a second secondary one-wire bus
1 2	3.	The translator of claim 1 further comprising a command parser for decoding a plurality of commands from the master.
1 2	4.	The translator of claim 3 further comprising data memory wherein data stored in said memory is output on said primary bus in response to at least one command of said
3		plurality of commands.

1	5.	An enhanced one-wire bus for the half duplex transmission of serial data between a
2		master and a slave comprising:
3		a translator having a primary interface and a secondary interface;
4		a primary one wire bus in electrical communication with said primary interface and
5		with the master;
6		a secondary one wire bus in electrical communication with said secondary interface
7		and the slave device,
Š		wherein,
9		when said translator is in a first operational mode, said primary interface is in
		electrical communication with said secondary interface such that serial data
±1		is communicated from the master to the slave,
		when said translator is in a second operational mode, said primary interface is in
4		electrical communication with said secondary interface such that serial data
4		is communicated from the slave to the master, and
15		when said translator is in a third operational mode, serial data is not communicated
6		hetween the master and the slave

6. A method for inserting known data into a serial data stream between a master and a slave device on a one-wire bus including the steps of:

11

(f)

3		(a)	providing a translator having a primary one-wire bus in electrical
4			communication with the master and a secondary one-wire bus in electrical
5			communication with the slave device, said translator providing interruptible
6			communication between the master and the slave device;
7		(b)	decoding a set of commands sent by the master on the primary one-wire bus;
8		(c)	in response to one or more commands of said set of commands, interrupting
9			communication between the master and the slave device; and
		(d)	sending known serial data to either the master or the slave device.
	7.	A met	hod for inserting known data into a data stream between a master and a slave
		device	e on a one-wire bus including the steps of:
		(a)	providing a primary one-wire bus in electrical communication with the
4			master;
		(b)	providing a secondary one-wire bus in electrical communication with the
<u>6</u>			slave;
7		(c)	waiting for a reset pulse on said primary one-wire bus;
8		(d)	receiving a ROM command on said primary one-wire bus;
9		(e)	determining if said ROM command is a read command, a match command,
10			a search command or a skip command

if said ROM command is a read command, performing the steps of:

(l)) if said memory command is a read command performing the steps		
	(i)	receiving slave data on said secondary one-wire bus;	
	(ii)	transmitting said slave data on said primary one-wire bus;	
	(iii)	repeating steps (l)(i) - (l)(ii) until a reset pulse is received on said	
		primary one-wire bus;	
	(iii)	returning to step (d);	
(m)	(m) if said memory command is a write command, performing the ste		
	(i)	receiving slave data on said primary one-wire bus;	
	(ii)	transmitting said slave data on said secondary one-wire bus;	
	(iii)	receiving verification data on said secondary one-wire bus;	
	(iv)	transmitting said verification data on said primary one-wire bus;	
	(v)	receiving a write pulse on said primary one-wire bus;	
	(vi)	transmitting a write pulse on said secondary one-wire bus;	
	(vii)	receiving said slave data on said secondary one-wire bus;	
	(viii)	transmitting said slave data on said primary one-wire bus;	
	(ix)	repeating steps (m)(i) - (m)(viii) until a reset pulse is received on said	

primary one-wire bus;

returning to step (m)(d).